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ABSTRACT 
High performance instrumentation has seen major benefits from custom integrated 
circuits in an indium phosphide double-heterojunction bipolar transistors (InP DHBT) 
(Low et al. 2005). The highest speed oscilloscopes that are currently available rely on InP 
DHBT circuits in their frontend and enable a combination of high peak-to-peak voltage 
and high sampling rate that is not possible using a silicon CMOS or silicon-germanium 
based frontend (Pupalaikis et al. 2014). 
Due to their extensive success in instrumentation, it was a worthwhile experiment to 
determine what performance enhancements might be seen in IQ modulator circuits using 
an InP DHBT process. During the course of investigating this question, I focused on 
designing a direct conversion IQ modulator that could be useful across the full bandwidth 
of existing vector signal generators and also extend that bandwidth beyond the current 
state of the art. I employed a circuit architecture in which the limiting factor for 
modulator bandwidth was the device switching time, which enabled modulation across 
carrier frequencies from 50 MHz to 26 GHz, a more than 3x increase in bandwidth 
compared to other IQ modulators covering the cellular band. 
Chapter 1 of this work provides an introduction to IQ modulation and an overview of 
the function of the IQ modulator in its target application. In Chapter 2, the broadband IQ 
modulator design is presented. Chapter 3 covers the benchmarking measurements of the 
IQ modulator. Chapter 4 details the re-design effort, which focused on increasing the 
linearity of the modulator. Chapter 5 concludes and summarizes this work. Appendix A 
presents original work on extraction of minority carrier mobility in the base region of InP 
DHBTs.   
 iii  
 
 
 
 
 
 
 
 
 
 
 
 
 
To my family: 
Caitlyn, Kathy, Bruce, Dana, Kristen, Iver, Iggy, Aline, Bruno, Cindy, Mariel, and Jake
 iv  
ACKNOWLEDGMENTS 
 I would like to thank my adviser, Professor Milton Feng, for the opportunity to work 
as a member of his research group and for his continuous support and guidance 
throughout my graduate studies. Working in a research group as accomplished as the 
High-Speed Integrated Circuits (HSIC) Group has been a great privilege.  
This work would not be possible without the mentorship of Mark Stuenkel, Masaya 
Iwamoto, Tim Shirley, Craig Hutchinson, Tom Low, Barry Wu, Don D’Avanzo, and 
Robb Shimon. I relied on the generous support from Keysight Technologies and Don 
D’Avanzo for chip fabrication. Credit goes to Huiming Xu for his exceptional work on 
Type-II DHBT development in our research group, and to Rohan Bambery, Mong-Kai 
Wu, and Fei Tan for their work on pushing the transistor laser to its physical limits. The 
assistance of rookies Sean Huang, Ardy Winoto, Rishi Ratan, Michael Liu, and Curtis 
Wang has always been appreciated. I look forward to seeing their future 
accomplishments in our group and elsewhere. 
I thank my parents for their encouragement throughout the years. Above all, I thank 
my wife Caitlyn for her constant support. 
 v  
TABLE OF CONTENTS 
 Page 
 
1  INTRODUCTION .........................................................................................................1 
  1.1 Ideal IQ Modulator Operation ........................................................................3 
  1.2 Nonideal IQ Modulator Operation ..................................................................5 
 
2 BROADBAND IQ MODULATOR DESIGN ...............................................................8 
  2.1 Methods of Generating Quadrature LO ..........................................................8 
  2.2 Design of the Quadrature Phase Splitter .......................................................10 
  2.3 Gilbert Cell Mixer Design ............................................................................20 
  2.4 Integrated IQ Modulator ...............................................................................25 
 
3 BENCHMARK MEASUREMENTS OF THE IQ MODULATOR ............................30 
  3.1 Single-Tone Single-Sideband Measurement.................................................30 
  3.2 Two-Tone Single-Sideband Measurement ...................................................32 
  3.3 Measuring On-Chip LO Phase Error ............................................................33 
  3.4 W-CDMA Adjacent Channel Power Ratio ...................................................35 
  3.5 Measurements Summary ...............................................................................37 
 
4 IQ MODULATOR DESIGN WITH IMPROVED LINEARITY ...............................39 
  4.1 Analyzing Mixer Nonlinearity ......................................................................39 
  4.2 Circuit Design Changes ................................................................................47 
  4.3 Simulation Results ........................................................................................50 
  4.4 Integrated Design and Layout .......................................................................52 
  4.5 Measurements Summary ...............................................................................52 
 
5 CONCLUSIONS..........................................................................................................58 
  5.1 Future Work ..................................................................................................58 
 
 
APPENDIX A: BASE TRANSIT TIME IN HIGH-SPEED INP DHBTS........................60 
   
REFERENCES ..................................................................................................................64 
 
 1  
1 INTRODUCTION 
Although the signal processing chain in communications systems is increasingly 
digital, with DAC/ADCs always moving closer to the frontend, IQ modulators remain 
highly relevant for high-dynamic-range frequency translation. IQ modulators and 
demodulators are key analog components in nearly every modern implementation of 
complex signal modulation. Current and forthcoming commercial wireless standards 
(GSM, CMA, LTE, 802.11, WiGig) and satellite communication all employ IQ 
modulation methods, as they provide the most efficient use of channel bandwidth. IQ 
modulation can be employed in radar for beamforming. Optical IQ modulation is used in 
fiber communication [1]. The widespread use of IQ modulators is a result of their 
inherent flexibility of operation. An IQ modulator can operate as an amplitude, phase, or 
frequency modulator, or as a combination of all three.  
As the communications industry moves forward, industry chip designers are largely 
motivated by applications in wireless handsets, wireless base stations, and backend 
wireline communications. As in any high-volume industry, cost is a major performance 
specification, and as a result, research is heavily focused on silicon. GaAs remains the 
only III-V semiconductor in handsets due to the high power added efficiency of GaAs 
PAs, but CMOS designers are catching up by using novel analog circuit techniques and 
the benefits of integrated control circuitry near the power amplifier [2].  
In contrast to the commercial wireless market, instrumentation manufacturers require 
application specific integrated circuits (ASICs) at much lower volume with more focus 
on specs such as distortion, peak-to-peak voltage output, maximum frequency, and noise 
floor. Because the specification priorities are different, platforms like InP DHBTs 
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become viable platforms for ASIC design. As of 2014, the fastest reported research result 
for a type-II InP DHBT is fT/fMAX = 470/540 GHz, with breakdown voltage of 6.5 V [3]. 
Keysight Technologies (formerly Agilent Technologies) maintains an in-house fab type-
II InP DHBTs [4]. The higher breakdown voltage of InP DHBTs is used by ASIC 
designers to provide a competitive advantage in dynamic range and peak-to-peak voltage 
output [5]. 
One instrument that requires both high speed and dynamic range is the microwave 
vector signal generator, which has a block diagram as shown in Fig. 1.1 [6]. This 
instrument has at its core an IQ modulator IC that performs the upconversion of complex 
baseband modulation, and the IQ modulator characteristics can easily be the limiting 
factor in the overall dynamic range of the system. To be competitive, the signal generator 
needs a widely tunable carrier frequency (50 MHz – >20 GHz), which dictates the use of 
a widely tunable LO source and widely tunable output filters and output amplifiers. It 
also needs low spurious emission (75 dBc ACPR) and low phase noise (<-124 dBc/Hz @ 
10 kHz) [7]. The phase noise is typically limited by the LO source, but tunability and 
ACPR are limited by the IQ modulator. 
 
 
Fig. 1.1 Simplified vector signal generator block diagram, adapted from [6]. 
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The motivation for this project was to investigate the Type-II InP process as a 
platform for an IC that could improve upon the weaknesses of the previous 
implementation without upsetting the ACPR and noise performance of the instrument. An 
architecture was found that takes advantage of the unique speed characteristics of InP 
DHBTs to provide the specifications necessary for instrumentation applications. 
 Ideal IQ Modulator Operation 
Complex modulation occurs whenever modulation is applied to both magnitude and 
phase of the carrier wave. The modulation can be seen in terms of magnitude and phase 
(polar) or in-phase and quadrature (rectangular) components. Figure 1.2 shows the 
relationship between the time-domain modulated carrier and the polar phasor associated 
with the modulated wave. Although Fig. 1.2 shows a signal with one symbol per period 
of the carrier wave (i.e., the symbol rate is equal to the carrier frequency), typical IQ 
modulation would have the symbol rate much slower than the carrier frequency. This 
simplification was done to make it easier to compare the time-domain signal and the 
associated phasors. Equations 1.1 – 1.3 show how the in-phase and quadrature amplitudes 
                
(a)                                                                     (b) 
Fig. 1.2 (a) Time-domain signal of a modulated wave where the data is encoded in 
magnitude and phase of the carrier, (b) phasors associated with the time-domain 
modulated wave of (a). Each location on the polar plot could represent a symbol. 
 
 4  
I(t) and Q(t) relate mathematically to amplitude and phase. 
  𝐴(𝑡) cos(𝜔𝑡 − 𝜙(𝑡)) = 𝐼(𝑡) cos(𝜔𝑡) + 𝑄(𝑡)sin⁡(𝜔𝑡) (1.1) 
 𝐴(𝑡) = √𝐼2(𝑡) + 𝑄2(𝑡) (1.2) 
 𝜙(𝑡) = tan−1𝑄(𝑡)/𝐼(𝑡) (1.3) 
The ideal block diagram of an IQ modulator consists of two mixers, a 90o phase-
shifter, and a summing junction, as shown in Fig. 1.3. It takes baseband inputs from a 
baseband generator and LO input from a frequency synthesizer, and it has output of a 
modulated bandpass signal centered at the LO frequency. The IQ demodulator shown in 
 
Fig. 1.3 Ideal block diagram of an IQ modulator. 
 
 
Fig. 1.4 Ideal block diagram of an IQ demodulator. 
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Fig. 1.4 is an equally simple design and functions to extract the I and Q baseband signals 
from the incoming vector modulated carrier. 
 Nonideal IQ Modulator Operation 
In any communication channel, some degree of signal degradation will always occur, 
be it through additive noise or some form of signal distortion. In an IQ modulated link, 
we can define an error vector as the difference between the received and sent vectors, as 
shown in Fig. 1.5.  
Neglecting noise in the channel, there are three dominant mechanisms by which a 
nonideal IQ modulator will distort message signals and generate an error vector. First, the 
two mixers may have different conversion gains,  and . Second, the phase splitter may 
not generate perfect quadrature local oscillator signals, but will have some phase error . 
 
Fig. 1.5 Sent vector s, received vector r, and the error vector ev. 
 
Fig. 1.6 Block diagram of a nonideal IQ modulator including quadrature error , mixer 
gains  and , and mixer input voltage offsets a1 and a2. 
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Third, the mixers may have DC offsets a1 and a2. The modulator block diagram including 
nonidealities is shown in Fig. 1.6. Cavers and Liao discuss the effect of these error 
mechanisms, as well as the effect of a noisy channel and errors in the demodulator [8]. 
The three error mechanisms will alter the transmitted I and Q signals according to the 
relation 
[
𝑖𝑡
𝑞𝑡
] = [
𝛼 cos𝜙/2 𝛽 sin𝜙/2
𝛼 sin𝜙/2 𝛽 cos𝜙/2
] ([
𝑖
𝑞
] + [
𝑎1
𝑎2
])⁡ (1.4) 
One typical use case of an IQ modulator is single-sideband modulation, in which the 
desired signal will reside in a band that is offset from the carrier frequency. In the case of 
the three nonidealities considered above, there will be some amount of power that leaks 
into the lower sideband, as well as some power at the carrier frequency. In the case of a 
single tone single-sideband modulation, the power ratio of the spurious tone to the 
desired town will be 
𝑆𝑆𝐵 =
𝑃𝑠𝑝𝑢𝑟
𝑃𝑑𝑒𝑠
=
1 + 𝛾2 − 2𝛾 cos𝜙
1 + 𝛾2 + 2𝛾 cos𝜙
≈
𝜖2 + 𝜙2
4
⁡ (1.5) 
where 𝛾 ≡ 𝛼/𝛽, 𝜖 ≡ 𝛾 − 1.  This ratio is known as the sideband suppression ratio, 
sometimes called SSB, and it is typically used as a benchmark for comparison between 
 
Fig. 1.7 Sideband suppression ratio vs. phase error  for various amplitude errors . 
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IQ modulators. Fig. 1.7 shows how sideband suppression relates to the phase error and 
gain imbalance. The sideband suppression is also directly related to the error vector 
magnitude in a QAM system. Georgiadis expanded upon the work of Cavers and Liao to 
show the RMS error vector magnitude relates directly to the signal-to-noise ratio (SNR) 
and the sideband suppression ratio [9]. 
1.2.1 Baseband Compensation by DSP 
When the error coefficients , , and  are known, it is possible to compensate for the 
errors by using DSP to apply an inverse linear transformation to the desired I and Q 
signals [10]: 
 [
𝑖′
𝑞′
] =
sec𝜙
𝛼𝛽
[
𝛽 cos𝜙/2 −𝛽 sin𝜙/2⁡
𝛼 sin𝜙/2 𝛼 cos𝜙/2
] [
𝑖
𝑞
] − [
𝑎1
𝑎2
] (1.6) 
In practice, however, it is more desirable to have a well-designed I/Q modulator with 
no phase error, so that calibration and digital signal processing is not necessary. 
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2 BROADBAND IQ MODULATOR DESIGN 
This chapter addresses the major challenges and design decisions that were made in 
the design of the broadband IQ modulator. The first major problem was choosing an 
architecture for the quadrature phase splitter, then designing both the phase splitter and 
the mixers. 
 Methods of Generating Quadrature LO 
For maximal sideband suppression without baseband compensation filtering, it has 
been established that the IQ modulator requires the generation of two quadrature signals 
at the local oscillator frequency. There are several design options to accomplish this goal.  
A very narrowband solution is a 90-degree delay in the form of a transmission line, 
shown in Fig. 2.1. By splitting the LO power between two transmission lines with one 
longer than the other by /4, the quadrature signal is generated. The problem with this 
method is that the outputs are only in quadrature at a single frequency, which makes this 
most definitely not a broadband solution. Additionally, choosing correct transmission line 
length and characteristic impedance is difficult to do on a first pass design, although it is 
becoming easier due to the improvements in computation speed for commercially 
available electromagnetic simulators. 
 
Fig. 2.1 Quadrature LO generation using transmission lines. 
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Another potential design that is considerably more broadband than the delay line 
quadrature splitter is a tuned RC/CR circuit as shown in Fig. 2.2 where the input voltage 
wave is applied to two filters, both having a pole at the same frequency and one having a 
zero at the origin. This results in the two voltage transfer functions: 
 
VI
Vin
=
1
1 + 𝑗𝜔𝑅𝐶
 (2.1) 
 
VQ
Vin
=
𝑗𝜔𝑅𝐶
1 + 𝑗𝜔𝑅𝐶
 (2.2) 
In theory, this method produces perfect broadband phase quadrature, since the Q-
channel has a 90-degree phase lead at all frequencies (due to the zero). In practice there 
are several drawbacks. First, the amplitudes of VI and VQ are different at every frequency 
except the pole frequency (when they are both 3-dB down from the input voltage). This 
results in an amplitude imbalance on the mixers and ultimately in quadrature error. This 
problem is combatted by using tunable resistors to tune the filter poles and power 
detector diodes in feedback with a variable gain amplifier at the output of the phase 
shifter [11]. This architecture has previously been used to design a very wideband 0.25-8 
GHz IQ modulator with less than -72 dB ACLR under CDMA modulation [12].  
Yet another method of generating quadrature that is often used for microwave 
 
Fig. 2.2 The RC/CR filter used to generate broadband quadrature. 
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frequencies is the Lange coupler. Within a narrow band, the Lange coupler acts as a 
power splitter in which the outputs have quadrature phase. This method is typically 
limited to less than 1 decade of bandwidth, and is most often used for very high 
frequency IQ modulators, since the coupler size is proportional to the wavelength in use 
[13]. 
Finally, there is the static frequency divider, shown in Fig. 2.3, which produces 
quadrature outputs ideally across the full frequency range of the divider.  This method of 
generating quadrature is different from the others in that the frequency range depends on 
the active device in the process rather than the tunability of passives in the process. 
Because the bandwidth depends on the active device, this architecture is potentially 
attractive for a high-speed process such as InP DHBTs. 
 Design of the Quadrature Phase Splitter 
The static frequency divider uses a mixed-signal approach to generate quadrature by 
using the characteristics of the flip-flop. Using two D-latches clocked by Vin, the outputs 
Q1 and Q2 change states at half the frequency (see Fig. 2.4), but also with a 90-degree 
relative phase offset from each other. Because the slave latch is clocked by the 
complement of Vin, it lags one-half clock period behind the master latch, which translates 
to Q2 being 90 degrees offset from Q1. The latches are designed to produce differential 
output with equal amplitudes on the I and Q channels, and the square wave they generate 
 
Fig. 2.3 Static frequency divider. 
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promotes more ideal switching mixer operation. The static frequency divider is a good 
choice for an extremely broadband IQ modulator solution because its ideal behavior 
produces perfect quadrature with no amplitude imbalance. However, in order for perfect 
quadrature to be effected, the input to the static divider must have a 50% duty cycle. A 
non-50% duty cycle changes the time delay between Q1 and Q2. For example, a 1% 
reduction of the clock’s duty cycle results in a 1.8 degree change in the relative phase of 
Q1 and Q2, which, by Equation 1.5, would yield a sideband suppression of about -36 
dBc. If the goal is -70 dBc of sideband suppression, then the duty cycle of the input clock 
must remain between 49.989% and 50.011%, assuming the divider is behaving ideally. 
There are two design flaws associated with the static divider method of quadrature 
generation. The first is that the divider requires double the desired carrier frequency to be 
generated, and the second is the stringent requirement on clock duty cycle. The first 
problem could potentially be solved with an on-chip doubler. However, frequency  
 
Fig. 2.4 Static frequency divider operation. 
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doublers (e.g. a squarer [14]) tend to have feed-through at the input frequency (fLO), 
which would then be translated onto the LO and cause the clock duty cycle to be 
modulated at half the clock frequency. This duty cycle modulation would translate 
through to the relative phases of the LO and eventually result in spurs at the output of the 
IQ modulator. 
Duty cycle errors will also result from the presence of even harmonics on the 2fLO 
input. Unlike the f/2 feedthrough, this type of distortion can be compensated for using a 
DC control circuit. At the output of the limiting amplifier, the clock will ideally be a 
square wave, which has a mean voltage of 0 V. Any deviation in the duty cycle from 50% 
will cause the mean voltage to deviate from 0 V. In this way, the duty cycle can be 
detected. Because the limiting amplifier is a differential pair, the negative terminal can be 
used to apply a DC offset to the signal being amplified.  This DC offset can be used to 
control the duty cycle of the clock signal at the output of the amplifier. By using the DC 
term for the clock signal as a duty cycle detector and the negative terminal of the limiting 
amplifier as a control voltage, the duty cycle can ideally be driven to 50%. An example 
duty cycle correction (DCC) circuit is shown in Fig. 2.5, which uses an integrator as the 
automatic controller. 
 
Fig. 2.5 Static frequency divider with duty cycle correction. 
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2.2.1 Schematic Design and Layout 
During schematic design of the phase splitter, a CML D-latch was used with the 
addition of an emitter follower “helper” on the latch portion to increase the positive 
feedback during latching (at the cost of increased power consumption). All transistors are 
minimum dimension for lowest power consumption and parasitics. During the divider 
design, it was desirable to maximize the symmetry of the design, which helps to insure 
that the divider will operate as ideally as possible and minimize sensitivity to process 
variation and self-heating gradients.  
After several iterations, the best design uses two D-latches like that in Fig. 2.6, but 
with one rotated 180 degrees. This minimizes and equalizes the delay from master to 
slave and slave to master, which reduces the quadrature error generated by delay 
imbalance within the divider. The schematic for the input limiting amplifiers is shown in 
 
Fig. 2.6 D-latch with emitter follower “helpers” on the latch. 
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Fig. 2.7 and the schematic for the divider is shown in Fig. 2.8. At the input, four emitter 
followers step the clock voltage down to the lower differential pair of the latches. On top 
and bottom are the D-latch with emitter follower helpers. The distance between master 
and slave is minimized because the 180-degree rotation places the input of the slave 
directly next to the output of the master, and vice-versa. On the left are the input emitter 
followers, which are driven by a multi-stage limiting amplifier. In the center are the D-
latches, and at the right are the bias networks for the four helper emitter followers. The 
helper emitter followers also act as a voltage driver for the switching quads of the mixers. 
Ground voltage is in the center, and the bias voltage VEE is provided symmetrically at the 
top and bottom, along with the current mirror bias voltage VB. Resistors of 50  are 
placed on the emitters of the bias network for thermal stability, and a D-latch load 
resistance of 90  was chosen, which provides a peak-to-peak differential voltage swing 
of 0.7 V to the mixer. 
The layout of the divider is very similar to the schematic. Shown in Fig. 2.9 is the 
annotated layout of the input limiting amplifiers, the divider, and the DCC feedback 
signals labeled VFBP, VFBP, and the control signal VF. The feedback signals pass through 
large resistors that are terminated with a large capacitor at the pad. This provides lowpass 
filtering to help extract the DC content in the 2LO signal, and it presents a large 
impedance to minimize the loading on 2LO. As shown in Fig. 2.7 and Fig. 2.9, the 
control signal VF passes through a 1:2 voltage divider before terminating at the negative 
terminal of the limiting amplifier, which was done to reduce the circuit sensitivity on the 
control voltage VF. This series resistance also helps isolate the input from the load on the 
pad (dampening any potential oscillations).  
 15  
 
 
Fig. 2.7 Schematic for the four-stage limiting amplifier. All transistors are minimum 
length. 
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2.2.2 Simulation Results 
Transient simulations of the divider were performed in Agilent Advanced Design 
System (ADS) 2012. Transient parameters were chosen as shown in Fig. 2.10 in order to 
eliminate spectral leakage when the FFT was taken for any of the internal signals. The 
simulated circuit consisted of the limiting amplifiers in Fig. 2.8, followed by the divider 
shown in Fig. 2.9. The divider output was simulated as shown in Fig. 2.11. At 2 GHz, it 
showed a 12 ps risetime and 0.8 Vpp, and at 26 GHz it showed a 15 ps risetime and 1.0 
Vpp. The increase in peak-to-peak voltage at 26 GHz is equal to the overshoot that occurs 
at lower frequencies. This overshoot is caused by resonance in the latch, and could be 
caused by inductive peaking of the resistors or capacitive feedthrough in the devices. 
Fig. 2.10 Transient simulation setup for the static frequency divider to minimize 
spectral leakage when an unwindowed FFT is taken for any of the signals. 
 
 
Fig. 2.11 Transient response for the limiting amps + divider at 2 GHz and 26 GHz. 
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The effect of duty cycle control was also simulated. Duty cycle control works well in 
simulation for sinusoidal clock signals containing a significant amount of even-harmonic 
spurs (>-15 dBc). To simulate the effect of DCC, the feedback circuit of Fig. 2.5 was 
included in the simulation to detect and correct for the duty cycle error caused by -11 dBc 
of even harmonic content on the 2LO input. With duty cycle correction using an ideal op-
amp for feedback, the quadrature phase error is simulated to be less than 0.01 degrees at 1 
GHz. Fig. 2.12 shows that the duty cycle correction circuit is able to detect and correct 
for the even harmonic content that disrupts the input duty cycle.  
 
 
 
 
 
 
Fig. 2.12 The upper plot shows that adding -11 dBc second harmonic content on the 
2LO input will cause a phase offset in the divider outputs by changing the clock duty 
cycle, and the lower plot shows the automatic correction by the DCC circuit. 
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 Gilbert Cell Mixer Design 
The Gilbert cell mixer is a double-balanced switching mixer topology as shown in 
Fig. 2.13 [15]. The figure shows two single-pole-double-throw switches that reverse the 
polarity of the IF signal at the LO frequency, resulting in the output shown in Fig. 2.14. 
This circuit has the effect of multiplying the IF signal by a square wave defined by 
 Ω(𝑓𝑐𝑡) =
4
𝜋
∑
sin⁡(2𝜋(2𝑛 − 1)𝑓𝑐𝑡)
2𝑛 − 1
∞
𝑛=1
⁡ (2.3) 
The output of the mixer is a differential current 
 𝑠(𝑡) = 𝑔𝑚𝑖(𝑡)Ω(𝑓𝑐𝑡) (2.4) 
This results in frequency conversion of the IF signal i(t) to a bandpass signal centered 
at fc, as well as conversion of some energy into the odd harmonics of fc. For example, an 
upconverted cosine at frequency fm takes the form: 
 𝑠(𝑡) = 𝑔𝑚
4
𝜋
(cos 2𝜋𝑓𝑚) [sin 2𝜋𝑓𝑐𝑡 +
1
3
sin 6𝜋𝑓𝑐𝑡 +
1
5
sin 10𝜋𝑓𝑐𝑡 + ⋯ ] (2.5) 
This output wave contains power at fc±fm, 3fc±fm, 5fc±fm, and so on. Therefore, it is 
typical to send the mixer output signal through a harmonic filter before transmission 
 
Fig. 2.13 Double-balanced mixer 
topology 
 
 
Fig. 2.14 A sine wave modulated in a double-
balanced switching mixer. The dotted line is IF 
and solid line is RF. 
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because typically only the power around the carrier frequency is desired.  
The double-balanced switching mixer can be implemented in a bipolar process as 
shown in Fig. 2.15, also known as a Gilbert cell mixer. In this mixer, the differential IF 
input is sent into an emitter follower input stage (VIFP – VIFN), and drives a differential 
common-emitter amplifier, which acts as the transconductance amplifier shown in Fig. 
2.13. The current-mode output of the common-emitter differential pair is switched at the 
LO frequency by the upper 4 transistors, taking LO input of VLOP - VLON.  Finally, the 
currents are summed as shown and converted to a differential output voltage (VRFP – 
VRFN) by the load resistors. 
2.3.1 Schematic Design and Layout 
The schematic design of the mixer uses the fundamental cell of Fig. 2.15, but because 
the output of the two mixers is to be summed, they were designed to be very close 
together and have their outputs summed in current-mode. This can be seen in Fig. 2.16. 
 
Fig. 2.15 Gilbert cell mixer architecture used in this application. 
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As with the frequency divider, the bias voltage VB is generated elsewhere on chip. The 
supply voltage VEE is distributed on the outside of the chip as before. The IF signal is 
designed to be supplied differentially, with a 50  input impedance on each pad. The 
output impedance is also designed to be 50 , so the load resistor for each mixer is 50 . 
Ideally, a designer would want to have control over their mixer load impedance 
separately from the output impedance, but in this case, the simulated performance was 
determined to be adequate with 50  as the mixer load. If 50  were not adequate, a 
possible solution would be to include an emitter follower stage before the output, and 
place as much series resistance as necessary to achieve 50  output impedance. This 
results in signal attenuation, but in some cases the benefits outweigh the cost. 
 
Fig. 2.16 Dual Gilbert cell mixer schematic. 
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The layout was designed much like the schematic, and is shown in Fig. 2.17. The 
mixer is designed for maximum compactness to reduce parasitics. For visibility of the 
other elements, the third metal layer is not shown. It was used to bring in the IF signals 
and bring out the RF signal, and the vias are visible in dotted orange.   
 
Fig. 2.17 Dual Gilbert cell mixer layout. 
 24  
2.3.2 Simulation results 
Mixer simulations were performed using transient simulation in Agilent ADS, with 
settings chosen as before to eliminate spectral leakage when an FFT was taken of the 
outputs. Because the mixer simulations require two-tone modulation, the simulation 
settings were chosen so that the data included an integer number of periods of the beat 
frequency between the two tones. Also, both modulation frequencies and the beat 
frequency were chosen to be a power-of-two fraction of the LO frequency, which helped 
reduce spectral leakage. The simulation settings are shown in Fig. 2.18. 
Simulations were performed with the dual Gilbert cell mixer by using the outputs of 
the divider for I and Q LO signals. The simulation used two-tone single-sideband 
modulation to simulate the single-sideband intermodulation distortion of the mixer, so the 
IF signals were applied in quadrature. For an LO frequency of 1 GHz, two tones were 
applied centered at 250 MHz with f of 31 MHz. The third order mixing products are 77 
dB down from the fundamentals. Simulating with LO frequency of 25.6 GHz, with two 
IF tones centered at 3.2 GHz having f of 0.8 GHz, yields -19 dBm output power with 
 
Fig. 2.18 Transient simulation setup for two-tone simulation of the mixers to minimize 
spectral leakage. 
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third order mixing products 73 dB down from the fundamentals. The results of these two 
simulations are shown in Figs. 2.19 and 2.20.  
 Integrated IQ Modulator 
After designing the components of the modulator, they were integrated into a single 
chip. Two bias networks were added: one for the limiting amplifiers and divider, and one 
for the mixer. Biasing was performed using current mirrors with a beta helper to reduce 
loading on the current reference. The beta helper allowed sourcing of up to several 
milliamps of base current out to the large number of current mirror slaves in the design. 
Three versions of the chip were designed: one with differential output and current mirror 
biasing, one with differential output and resistive biasing (no current mirrors), and one 
with single-ended output and current mirror biasing. 
The overall schematic is shown in Fig. 2.21, and the overall layout is shown in 2.22. 
The chip was fabricated in Agilent Technologies high speed Type-II InP DHBT process, 
and the returned chip photograph of the differential version is shown in Fig. 2.23. The 
single-ended chip photograph is shown in Fig. 2.24. 
  
 
Fig. 2.19 Results of the two-tone single 
sideband test at 1 GHz. 
 
 
Fig. 2.20 Results of the two-tone single 
sideband test at 25.6 GHz. 
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3 BENCHMARK MEASUREMENTS OF THE IQ MODULATOR 
Measurements were performed to determine the primary metrics of the circuit: single-
tone sideband suppression, LO suppression, IF bandwidth, two-tone IMD, and W-CDMA 
ACPR. Also detailed are the signal specifications required to achieve the maximum 
performance, such as DC offsets, feedback voltage settings, and power inputs. Due to 
equipment constraints, measurements have only been performed on the IC with single-
ended output. The measurements are described in detail in this chapter. 
 Single-Tone Single-Sideband Measurement 
The single-tone single-sideband measurement is a basic measurement of the IQ 
modulator and is the simplest way to characterize conversion gain, IF bandwidth, LO 
feedthrough, and sideband suppression. The sideband suppression measurement requires 
a baseband waveform generator that can generate two sinusoids with a 90-degree relative 
phase, and requires matched-length cables going to the chip. 
The single-tone sideband suppression measurement is set up using an Agilent PNA-X 
for the LO source and RF receiver, with Agilent 81150A arbitrary function generator 
providing the baseband signal, HP 4142B providing baseband DC offsets, and Agilent 
8610A DC source providing VEE. The single-ended chip was probed as shown in Fig. 3.1, 
with two-terminal RF probes used to provide the IF signal, three-terminal RF probes 
(GSG) providing the LO input and RF output, and a DC point probe providing VEE. 
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The calibration and measurement procedure is shown in Fig. 3.2. This procedure was 
coded into National Instruments Labview for automated control. The software ran 
through the optimization procedures for multiple LO frequencies and DC biases. In 
addition to gain imbalance and quadrature error, this procedure also gives an accurate 
measurement of mixer conversion gain. 
The measurement was performed for LO frequencies from 50 MHz to 25 GHz, and 
for supply currents IEE of 70 mA and 110 mA. The IF signal was a quadrature sinewave 
 
Fig. 3.2 Procedure to measure amplitude and phase offset of the I and Q mixers. 
 
Fig. 3.1 Photo of the single-ended chip being probed. 
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with VPP = 0.3 V and fIF = 10 MHz. The circuit only modulated to 23GHz for IEE = 
70mA, but to 26 GHz for IEE = 110 mA. The conversion gain for single-sideband 
modulation was between -14 dB and -22 dB, with a steep falloff occurring at high 
frequencies which may or may not be due to the measurement apparatus. The gain 
imbalance between I and Q mixers was less than 0.08 dB, as seen in Fig. 3.4. The I/Q 
phase error varied between -1 and -5 degrees. After optimizing the IF tones for gain 
imbalance and phase error, the resulting sideband suppression is greater than 70 dB. Also, 
LO feedthrough power was measured to be less than -80 dBm after optimizing I and Q dc 
offsets. The measurements for conversion gain, I/Q gain imbalance, LO feedthrough, and 
sideband suppression are shown in Figs. 3.3 – 3.6.  
 Two-Tone Single-Sideband Measurement 
The two-tone single-sideband measurement is a comprehensive measurement that 
allows measurement of all of the metrics of section 3.1, plus intermodulation distortion. 
The two-tone distortion was measured using two IF tones at 2.0 and 2.1 MHz, provided 
in quadrature for single-sideband operation. The output power is measured as the power 
of one output tone, and IMD is the power ratio between one tone and the third-order 
 
Fig. 3.3 Measured conversion gain vs. 
LO frequency for the single-ended IQ 
modulator. 
 
 
Fig. 3.4 Measured I/Q gain imbalance 
vs. LO frequency for the single-ended 
IQ modulator. 
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mixing product. For this measurement, I have considered IEE = 110 mA on the single-
ended circuit for local oscillator frequencies of 50 MHz to 26 GHz. The probing and 
procedure are the same for the two-tone measurement as they were for single-tone 
measurement, except with two IF tones being applied. The output spectra for 2.14 GHz 
and 26 GHz are shown in Figs. 3.7 and 3.8. 
 Measuring On-Chip LO Phase Error 
One metric of interest is how well the tuning voltage VF is able to control the on-chip 
quadrature error. Because it is not possible to directly measure the on-chip quadrature, it 
 
Fig. 3.5 Measured LO feedthrough after 
optimization of IDC and QDC. 
 
Fig. 3.6 Measured sideband 
suppression (after optimization) vs. LO 
frequency for the single-ended circuit. 
 
 
Fig. 3.7 Two-tone output spectrum 
(2.14 GHz), with Pout = -18.1 dBm, 
SSB = 65, and IMD = 63 dB. 
 
 
Fig. 3.8 Two-tone output spectrum    
(26 GHz), with with Pout = -23.6 dBm, 
SSB = 62, and IMD = 58 dB. 
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was necessary to extract it from the measured sideband suppression during a two-tone 
single-sideband measurement as described in section 3.2. 
If the mixers’ amplitude imbalance is compensated for by adjusting the amplitudes of 
the I and Q baseband signals, then the sideband suppression measurement is purely a 
function of the phase error. A two-tone single-sideband baseband signal is applied at 
frequencies f1 and f2, the relative time delay TM between I and Q channels can be 
adjusted so that one of the tones has perfect sideband suppression: 
 𝑆𝑆𝐵(𝑓1) =
𝑃𝐿𝑆𝐵(𝑓1)
𝑃𝑈𝑆𝐵(𝑓1)
=
1 − cos(Φ1)
1 + cos(Φ1)
= 0 (3.1) 
 This gives the condition 1 =  + (2f1)*(TIF + TM) = 0. In this notation,  is the 
on-chip I/Q phase imbalance, TIF is a time delay that may be caused by uneven cable 
lengths, and TM is the time delay that is adjusted by the user. Using this relationship, the 
sideband suppression of frequency f2 is then: 
 
𝑆𝑆𝐵(𝑓2) =
𝑃𝐿𝑆𝐵(𝑓2)
𝑃𝑈𝑆𝐵(𝑓2)
=
1 − cos (Δ𝜙𝐿𝑂 (1 −
𝑓2
𝑓1
))
1 + cos (Δ𝜙𝐿𝑂 (1 −
𝑓2
𝑓1
))
 
(3.2) 
Solving for the argument of the cosine gives: 
 
Δ𝜙𝐿𝑂 =
𝑓1
𝑓1 − 𝑓2
cos−1 (
1 − 𝑆𝑆𝐵(𝑓2)
1 + 𝑆𝑆𝐵(𝑓2)
) 
(3.3) 
   Thus, the procedure for measuring the LO phase imbalance is: 
1. Measure amplitude imbalance  using a single-tone single-sideband measurement, 
and adjust I and Q baseband amplitudes to correct for the imbalance. 
2. Apply two-tone stimulus and adjust the time delay TM between I and Q until one 
of the two tones (f1) has SSB = 0 (-∞ dB). 
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3. Record the sideband suppression of the second frequency (SSB(f2)) and calculate 
the LO phase error  LO from equation 3.3 above. 
Using this method, the phase imbalance was calculated from two-tone sideband 
suppression measurements as a function of the feedback voltage Vf, and is shown in Figs. 
3.9 and 3.10. The data in Fig. 3.10 show a control factor of approximately 0.18 degrees 
per mV of VF [16]. 
 W-CDMA Adjacent Channel Power Ratio 
Because most IQ modulators are used for complex digital communication, it was 
important to also benchmark the adjacent channel power ratio (ACPR) of the IQ 
 
Fig. 3.9 Measured sideband suppression as a function of tuning voltage VF 
 
Fig. 3.10 Measured on-chip quadrature error, extracted from the data in Fig. 3.9, as a 
function of tuning voltage VF. 
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modulator under digital modulation. For this measurement, the W-CDMA standard was 
chosen as a representative digital modulation format. The W-CDMA standard has a 
channel width of 3.84 MHz and channel separation of 5 MHz, leaving a 0.58 MHz guard 
band between each channel.  The adjacent channel power ratio is the ratio of integrated 
power found in an adjacent channel to the integrated power in a desired channel. ACPR 
can be limited by either distortion or noise, since distortion can cause intermodulation 
products to leak into the adjacent channels, and a high noise floor can create a large 
amount of noise power in the adjacent channel. 
The measurement setup used an Agilent signal generator to provide the baseband I 
and Q inputs for W-CDMA modulation. Because the signal generator only outputs a 
default 1 Vpp on I and Q, an external series resistor was added as an attenuator to adjust 
 
Fig. 3.11 Measurement of ACPR for 2.14 GHz carrier frequency and W-CDMA 
standards of 3.84 MHz channel width and 5 MHz channel spacing. The measurement 
shows -64 dBc ACPR. 
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the amplitude of the IF inputs. The ACPR was measured using the Agilent spectrum 
analyzer’s adjacent channel power measurement tool. A photo of the ACPR measurement 
is shown in Fig. 3.11 for a carrier frequency of 2.14 GHz, and ACPR vs. carrier 
frequency is shown in the next section. 
 Measurements Summary 
The IQ modulator designed in Chapter 2 was designed for wideband quadrature 
operation to take advantage of the high-speed InP DHBT process. This modulator 
exceeded the bandwidth of all currently published IQ modulators with a carrier frequency 
range from 50 MHz to 26 GHz. Although many other quadrature modulators have been 
published that operate above 20 GHz, all other published microwave modulators use a 
narrowband quadrature generation solution such as the Lange coupler, making them 
inherently narrowband. The tunability of the on-chip phase error is an essential feature in 
this quadrature modulator, as it enables very high sideband suppression (>60 dB) across 
the full bandwidth of operation. The operating characteristics and measured benchmarks 
are summarized in Tables 3.1 and 3.2 [16]. One relevant note is that due to measurement 
constraints only the single-ended output version of the IQ modulator was measured. The 
differential output version of the chip was confirmed working and has a trivial change 
compared to the single ended version (on the single-ended version, the negative output 
terminal is terminated in 50 ). However, in practice, the differential output chip would 
be used because differential output increases output power by 6 dB, which consequently 
increases OIP3 by 6 dB and signal to noise ratio by 3 dB. What this means is that, 
although the single-ended IC measured with 14.1 dBm OIP3 at the lowest frequency, it 
would have shown 20.1 dBm if the differential version had been measured. 
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Table 3.3 shows a comparison of this work with other similar works, both products 
and reported research. Compared to the products that encompass the cellular bands <5 
GHz, this work shows a much higher frequency of operation with competitive sideband 
suppression. Compared to research results at microwave frequencies, this work is able to 
operate at much lower frequency, again with competitive sideband suppression. The 
mixer linearity (OIP3) is less competitive, and it is the subject of a redesign of the IQ 
modulator, as discussed in the next chapter. 
Table 3.1 Summary of operating characteristics of the IQ modulator 
Parameter Name Value 
VEE Supply Voltage -5.0 
IEE Supply Current -110 mA 
PLO Input LO Power -10 dBm 
FLO Output Carrier Frequency 50 MHz – 26 GHz 
FIF IF Bandwidth >240 MHz 
VPPI/Q IF Peak-to-Peak Voltage 200 mVPP 
I/Qoffs IF DC Offset Voltage +/- 20 mV 
 
Table 3.2 Performance metrics of the single-ended IQ modulator 
F0  
(GHz) 
Conversion Gain  
(dB) 
Sideband Suppression 
(dBc) 
OIP3 
(dBm) 
W-CDMA ACPR 
(dBc) 
0.05 -16.0 65.2 14.1 -- 
2.14 -17.0 65.4 13.3 -63 
5 -17.6 64.4 13.0 -63 
10 -17.8 64.5 12.2 -58 
20 -21.7 65.1 6.0 -55 
26 -22.5 61.8 4.6 -53 
 
Table 3.3 Comparison to other relevant works 
Technology Frequency DC Power 
Sideband 
Suppression 
OIP3  
[17] SiGe 0.05 – 6 GHz 0.35 W <-50 dBc 26.5 dBm 
[18] SiGe 0.4 – 6 GHz 0.97 W <-50 dBc 24.2 dBm 
[19] GaAs PH 0.25 – 4 GHz 1.5 W <-70 dBc 19 dBm 
[20] GaAs HBT 20 – 40 GHz 0.98 W <-28 dBc -- 
[21] Si BJT DMod 0.1 – 1.5 GHz 0.4 W <-25 dBc -- 
InP HBT (This Work) 0.05 – 26 GHz 0.46 W <-60 dBc 13.3 dBm 
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4 IQ MODULATOR DESIGN WITH IMPROVED LINEARITY 
The broadband IQ modulator presented in Chapters 2 and 3 met the goals of 
broadband quadrature generation, and it showed good tunability of the on-chip phase 
error. Compared to other published results, the modulator shows sideband suppression 
that is competitive with other cellular band modulators, and with a much wider 
operational bandwidth. The mixer linearity, however, was not competitive compared to 
published results for the lower frequencies (<6 GHz). This chapter covers the redesign 
effort that focused on improving the mixer linearity. The first section serves to analyze 
the sources of distortion in a 6-element Gilbert cell mixer that is used in this application.  
In the following sections, the redesign efforts are detailed, and simulation and measured 
results are presented. 
 Analyzing Mixer Nonlinearity 
In order to improve mixer nonlinearity, it was necessary to first examine possible 
sources of distortion in the mixer. The mixer topology used in this application is a 6-
element Gilbert cell mixer, as shown in Fig. 4.1. This topology is meant to behave as 
closely as possible to the ideal double-balanced switching mixer of Fig. 2.13.  The IF 
signal is applied differentially to the emitter follower input (Q1, Q2). The IF signal is 
stepped down with two diodes before being applied to the lower differential pair of the 
mixer. The lower differential pair (Q3, Q4) acts as the transconductance stage of the 
mixer, while the upper quad (Q5 – Q8) acts as the switches.  
Ideally, the transconductance stage would be linear with the differential output 
currents (IC3 – IC4) proportional to the differential input current, but this is not the case 
because of the nonlinear response of an emitter-coupled differential pair. Also ideally, 
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Q4—Q8 would act as perfect SPDT switches driven by the LO voltage, with an instant 
switching time and causing no distortion to the current when it flows through the switch. 
Although we would like these devices to behave ideally, they do not, but it is possible to 
analyze and quantify the distortion and how it is affected by design parameters in order to 
design a more linear mixer. 
The nonlinearity can be analyzed to gain an intuitive sense of the parameter 
sensitivities, as shown in the following section, but an accurate compact device model is 
necessary for prediction of the more complex aspects of device nonlinearity. The 
compact model can be very useful in predicting the growth of mixing products, which, 
along with sideband suppression, dictate the adjacent channel power ratio for complex 
modulated channels. For this circuit, the mixing product growth was examined using 
circuit simulations in Agilent Advanced Design System 2012 (ADS), using the Agilent 
HBT compact device model that I extracted during a summer internship at Agilent [22]. 
 
Fig. 4.1 Gilbert cell mixer architecture used in this application. 
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4.1.1 Distortion in the Transconductance Stage 
The nonlinearity in the transconductance stage can be analyzed by examining the 
relationship between output current and input voltage. The intrinsic transconductance of 
the bipolar transistor is exponentially related to the bias voltage and linearly related to the 
collector current. When the bipolar transistor is used in a differential pair with applied 
differential voltage Vd, the differential output current follows the relationship: 
 
Δ𝐼𝐶
𝛼𝐼𝑡𝑎𝑖𝑙
=
𝐼𝑐1 − 𝐼𝑐2
𝐼𝑐1 + 𝐼𝑐2
=
𝑒
𝑉𝑑
2𝑉𝑡 − 𝑒
−𝑉𝑑
2𝑉𝑡
𝑒
𝑉𝑑
2𝑉𝑡 + 𝑒
−𝑉𝑑
2𝑉𝑡
= 𝑡𝑎𝑛ℎ
𝑉𝑑
2𝑉𝑡
 (4.1) 
The hyperbolic tangent relationship causes distortion of large signals and corresponds 
to a transconductance that depends on input amplitude, of the form: 
 𝑔𝑚 =
𝑑
𝑑𝑉𝑑
(Δ𝐼𝐶) =
𝛼𝐼𝑡𝑎𝑖𝑙
2𝑉𝑡
sech2
𝑉𝑑
2𝑉𝑡
 (4.2) 
A well-known method of reducing this distortion is the placement of degeneration 
resistors RE on the emitters of the devices, resulting in a differential current in the form of 
a transcendental equation: 
 Δ𝐼𝐶 = 𝛼𝐼𝑡𝑎𝑖𝑙 𝑡𝑎𝑛ℎ [
1
2𝑉𝑡
(𝑉𝑑 − 𝑅𝐸Δ𝐼𝐶)] (4.3) 
 
Fig. 4.2 Differential current vs. voltage 
of a degenerated differential pair. 
 
 
Fig. 4.3 Differential transconductance of a 
degenerated differential pair. 
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This relationship is shown for various emitter resistances in Fig. 4.2, and the effect on 
differential transconductance is shown in Fig. 4.3. Mixing product growth can be 
calculated by expanding a third-order Taylor series of the solution for IC/Itail around the 
point Vd = 0: 
 Δ𝐼𝐶 ≈ 𝑘1𝑉𝑑 + 𝑘2𝑉𝑑
2 + 𝑘3𝑉𝑑
3 (4.4) 
For two-tone sinusoidal input where each tone has amplitude A, the third-order 
mixing products at 2f1-f2 and 2f2-f1 have amplitude [23]: 
 Δ𝐼𝐶|𝐼𝑀3 =
3
4
𝑘3𝐴
3 (4.5) 
The intermodulation distortion (IMD) is then given by the ratio: 
 𝐼𝑀𝐷 =
𝑃𝑜𝑢𝑡
𝑃𝐼𝑀3
=
1
2
(𝑘1𝐴)
2𝑅𝐿
1
2 (
3
4 𝑘3𝐴
3)
2
𝑅𝐿
= (
4𝑘1
3𝑘3
)
2
𝐴−4⁡ (4.6) 
The quantity Itail*k1 has units of current per voltage and Itail*k3 units of current per 
cubic voltage, with IMD being unitless. For an IQ modulator, output power is often a 
specification, so it is useful to solve for IMD in terms of the output power: 
 𝐼𝑀𝐷 = (
2𝑘1
3𝑅𝐿
3𝑘3𝑃𝑜𝑢𝑡
)
2
 (4.7) 
An amplitude-independent metric for distortion is the output intercept point OIP3, 
which has units of power [23]: 
 𝑂𝐼𝑃3 = 𝑃𝑜𝑢𝑡√𝐼𝑀𝐷 = |
2𝑘1
3𝑅𝐿
3𝑘3
| (4.8) 
The coefficient k1 is the first derivative of IC with respect to Vd and evaluated at the 
point Vd = 0 (and IC = 0), and it has the form: 
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 𝑘1 =
𝑑(Δ𝐼𝑐)
𝑑(𝑉𝑑)
|
𝑉𝑑=0
=
𝛼𝐼𝑡𝑎𝑖𝑙
2𝑉𝑡 + 𝛼𝐼𝑡𝑎𝑖𝑙𝑅𝐸
 (4.9) 
The coefficient k3 is: 
 𝑘3 =
1
6
𝑑3(Δ𝐼𝑐)
𝑑(𝑉𝑑)3
|
𝑉𝑑=0
= −
2𝛼𝐼𝑡𝑎𝑖𝑙
3(𝛼𝐼𝑡𝑎𝑖𝑙𝑅𝐸 + 2𝑉𝑡)4
 (4.10) 
These relationships mean that the intermodulation distortion has parametric 
dependencies as shown in Table 4.1, which is instructive for design purposes because it 
can be seen that the most significant driver of OIP3 and IMD is tail current. If the tail 
current is doubled, the OIP3 will increase eightfold (9dB), whereas doubling the emitter 
degeneration only results in double the OIP3 (3dB). These equations can be used as a 
rough guide for the design of the mixer in terms of linearity. 
Table 4.1 Dependence of distortion metrics on relevant parameters in the ideal 
degenerated differential pair 
Parameter Name K1 K3 IMD OIP3 
RE Emitter Degeneration Resistance (RE)
-1 (RE)
-4 (RE)
2 (RE)
1 
Itail Tail Current (Itail)
0 (Itail)
-3 (Itail)
6 (Itail)
3 
Vt Junction Thermal Voltage ~(Vt)
0 ~(Vt)
1 ~(Vt)
-2 ~(Vt)
-1 
RL Load Resistance -- -- (RL)
2 (RL)
1 
Pout Output Power -- -- (Pout)
-2 -- 
 
To confirm and fine-tune the analytically derived linearity, circuit simulations were 
performed in Agilent ADS using the compact device model that was extracted for the 
high speed Type-II InP DHBT process. In order to more accurately predict the loading 
effects that may be caused by the switching stage, a common-base stage was included 
above the differential pair, as shown in Fig. 4.4. A load impedance of 25  was simulated 
because the mixer is required to have a 50  output impedance, which is driven in 
parallel with a 50  load. As shown in Fig. 4.5, the simulated IMD for the circuit design 
of Chapter 2 was 79 dB with an OIP3 of +20 dB for an output power of -19 dBm, tail 
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current of 18 mA, and degeneration resistance of 55 . For comparison, the analytical 
method that uses Equations 4.7-4.10 predicted IMD of 85 dB and OIP3 of +23 dBm, so 
there was a considerable difference. However, the calculations are useful for knowing 
which parameters to push on hardest during redesign.  
4.1.2 Distortion in the Switching Stage 
During operation, both differential pairs in the switching stage follow relation 4.3, 
except Itail is now time-dependent and contains one-half of the IF signal, along with a DC 
current component that represents the tail current of the transconductance stage. If the 
differential output of the transconductance stage is called IIF, the equation for the left-
side switch (Q5, Q6 in Fig. 4.1) and right-side switch (Q7, Q8) are 
 Δ𝐼𝑂𝐿 = 𝐼𝐶5 − 𝐼𝐶6 = (Δ𝐼𝐼𝐹/2 + 𝐼𝑡𝑎𝑖𝑙/2) 𝑡𝑎𝑛ℎ [
1
2𝑉𝑡
(𝑉𝐿𝑂 − 𝑅𝐸𝑠𝑤Δ𝐼𝑂𝐿)] (4.11) 
 Δ𝐼𝑂𝑅 = 𝐼𝐶7 − 𝐼𝐶8 = (−Δ𝐼𝐼𝐹/2 + 𝐼𝑡𝑎𝑖𝑙/2) 𝑡𝑎𝑛ℎ [
1
2𝑉𝑡
(−𝑉𝐿𝑂 − 𝑅𝐸𝑠𝑤Δ𝐼𝑂𝑅)] (4.12) 
 
Fig. 4.4 Schematic for simulation of the 
transconductance stage. 
 
 
 
 
Fig. 4.5 Simulated frequency spectrum 
of the transconductance stage.  
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To analyze switching stage distortion, it is necessary to assume VLO is constant, 
which approximates the behavior of the differential pair when it is fully switched. By 
numerically solving for the first and third derivatives of the output current with respect to 
the input current, the plots in Figs.  4.6  and 4.7  were generated. By these graphs it is 
easy to see that the magnitude of VLO will have an effect on the linearity of the switch 
when it is acting as a current buffer. A large VLO is desired (at least 2.5 Vt) in order to 
minimize the third order distortion and maximize current gain.  Also, it is beneficial to 
minimize the emitter degeneration on the switches.  This indicates that switching stage 
distortion may be reduced by using a larger device (𝑅𝐸 ∝ (𝐴𝑟𝑒𝑎)
−1) in the switching 
stage, which is good news because we will need a larger device in order to run the 
increased tail current that reduces the nonlinearity of the transconductance stage. 
Fully analyzing the distortion in the switching stage is more complicated than in the 
transconductance stage because VLO is not in fact static, but is reversing polarity at a very 
high rate. The analysis is extended by performing circuit simulation, using an ideal 
transconductance stage with the switching stage modeled by the InP DHBT compact 
models, as shown in Fig. 4.8. The devices include about 5  of internal emitter 
resistance, and a tail current of 18 mA was assumed. The LO is being driven by the 
 
Fig. 4.6 First derivative of IO with 
respect to IIF. 
 
 
Fig. 4.7 Third derivative of IO with 
respect to IIF. 
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output of the divider, which had a 10-90 risetime of approximately 12 ps and peak-to-
peak differential voltage of ~800 mV (~27Vt).  As before, it was assumed that the load 
resistance is 25 . Simulations were performed with no degeneration resistance on the 
switches, and intrinsic emitter resistance is approximately 5 .   
As shown in Fig. 4.9, for a 1GHz LO with power output of -23 dBm, simulation 
shows 103 dB IMD and +28 dBm OIP3, 8 dB better than the transconductance stage. For 
a 25.6 GHz LO, simulation shows IMD of 74 dB and OIP3 of +13 dBm.  This suggests 
that distortion at lower LO frequencies will be dominated by the transconductance stage, 
while at high LO frequencies it will be dominated by the distortion in the switching stage 
due to slewing of the LO in combination with the internal emitter resistance of the 
devices.  
 
Fig. 4.8 Schematic used for analysis of distortion due to switching stage during 
excitation at the LO frequency. 
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 Circuit Design Changes 
4.2.1 Mixer Design for Increased Linearity 
The reason for the redesign was high distortion on the mixers, so redesigning for high 
linearity was paramount. The first part to be redesigned was the transconductance stage. 
Based on the nonlinearity analysis of the previous section, the transconductance stage 
would be best served by increasing the tail current, so the main focus was on how to 
increase the tail current. I wanted to increase the OIP3 to about 30 dBm, which would 
make it significantly more linear than the current product offerings and would make the 
mixer competitive with high-end FET bridge mixers. This is about a 12 dB increase in 
OIP3 ( = 16 times larger on a linear scale). According to Table 4.1, a 16x increase in 
OIP3 can be generated by increasing the tail current by a factor of about 2.5x, from 18 
mA to 45 mA. Also, because some distortion may be generated by the base-collector 
junction, I changed the circuit so that the quiescent base-collector voltage on Q3 – Q8 can 
all be generated off-chip and set to maximize mixer linearity. These two changes – 
increasing Itail and externally biasing base-collector voltage – are the driving force behind 
all of the changes in the mixers. Fig. 4.10 shows the schematic of the redesigned mixer 
             
(a)                                                                     (b) 
Fig. 4.9 Power spectrum showing the distortion caused by the switching stage for LO 
frequency of (a) 1 GHz and (b) 25.6 GHz. 
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for improved linearity. The specific changes and the motivations for each will be 
described in detail in this section. 
The most significant change necessary was to increase the area of the transistors used 
in the mixer.  The original mixer used transistors with 3.5 m2 emitter area, but in order 
to handle the increased current, I increased the emitter sizes 10 m2, a 2.9x increase. By 
running approximately the same current density through the transistors, the desired 
increase in tail current is performed. This area increase also caused the intrinsic emitter 
resistance to be reduced by a factor of 2.9, which benefits the switching stage linearity. 
The larger devices suffer from increased parasitic capacitances (COUT and CIN), but the 
improvement in linearity was deemed worth the potential loss in bandwidth. 
In the first design, the transconductance stage used current sources set in between the 
two degeneration resistors. This allowed an increased common-mode rejection by 
increasing the current source input impedance, but increased the voltage overhead by 
 
Fig. 4.10 Schematic of the redesigned mixer  
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about 0.9V because Itail was being drawn through the degeneration resistors (= 15 mW 
wasted through the resistors). Increasing the tail current by 2.5x means that this wasted 
power now increases to 100mW, a very significant amount of power to be wasted. 
Therefore, it became imperative to alter the bias circuit so that the collectors of Q9 and 
Q10 are connected directly to the emitters of Q3 and Q4. This retained the degenerative 
effect of the resistors without burning the quiescent Itail through them. By biasing the 
transconductance stage in this way, we save about 2.2V of overhead voltage if 50  
degeneration resistors are used ( = 100 mW). 
A factor in linearity that was not analytically covered in the previous section is the 
effect of base-collector bias. The collector voltage swing on the output of a transistor can 
create distortion by modulating the base-collector capacitance and the junction output 
resistance. After the mixer has been designed in such a way to minimize the distortion 
caused by the transconductance stage through proper design of the emitter degeneration 
resistance and tail current, the base-collector voltage bias becomes a dominant factor in 
distortion. The distortion due to the base-collector modulation is relatively easy to 
optimize because typically the distortion decreases monotonically as the base-collector 
voltage is increased. Therefore, in this design, the mixer VCC was split off from the rest 
of the circuit to create an additional output pin on the chip. This was designed to improve 
linearity compared to the original design, which had the load resistors of the mixer 
connected to the ground voltage. By applying a mixer VCC of about 2-3 V, the base-
collector junctions of the switching transistors can be reverse biased to about 1-2V, 
sufficient for high linearity operation. The emitter follower inputs (Q1, Q2) were also 
designed to take a common mode voltage of about -0.5V, in order to reverse bias the 
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base-collector junction on the emitter followers, as well as the base-collector junctions of 
Q3 and Q4. 
4.2.2 Changes to the Quadrature Phase Splitter 
By increasing the transistor size on the switching stage of the mixer, I expected an 
increase in input capacitance to the switching stage and therefore an increased switching 
time. In an attempt to combat this, I wanted to increase the driving capability of the 
quadrature splitter. The previous design used divider transistors with 1.5m2 emitters, 
and in the updated version I chose to increase the emitters to 2.5m2. 
Another change to the quadrature phase splitter was to reduce the number of stages in 
the limiting amplifier. I was concerned that the 4-stage limiting amplifier was overkill in 
terms of signal amplification and that the 4 cascaded amplifiers were limiting my overall 
circuit bandwidth. So, by reducing the number of stages to 1, I had hoped to increase the 
bandwidth of the divider and reach carrier frequencies about 26 GHz. As will be seen in 
the measured data, this may have had the undesired effect of making my circuit more 
dependent on the input LO power without causing the overall bandwidth to increase.  
 Simulation Results 
Because the mixers were designed to be highly linear, it was not possible to simulate 
them in the transient simulation as before – the intermodulation distortion products were 
too far below the noise floor of the simulation to be seen.  However, it was possible to 
simulate the mixers using harmonic balance. The harmonic balance simulation is a 
simulation method that is useful for weakly nonlinear circuits that operate on single-
frequency signals in steady state. It uses the Kirchhoff’s laws in the frequency domain to 
converge to a steady state solution for all the nodes at all the input frequencies and their 
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mixing products. Harmonic balance is not able to simulate the divider circuit because the 
switching latch is strongly nonlinear and would require hundreds of harmonics to solve 
accurately.  In this harmonic balance simulation of the mixers, I used single-tone sources 
with 5  output impedance and -2 dBm output power to approximate the outputs of the 
divider circuit. The simulation settings are shown in Fig. 4.11. 
For a 2 GHz two-tone simulation with IF tones at 2 MHz +/- 150 kHz, the output is 
shown in Fig. 4.12, which shows output power of -20 dBm and OIP3 of +29.5 dBm. Fig. 
4.13 shows the mixer at 20 GHz, with the same inputs, giving output power of -22 dBm 
and OIP3 of +23.7 dBm. The harmonic balance simulation would not converge for carrier 
frequencies above 20 GHz, but I did not take that as an indication that the mixer would 
 
Fig. 4.11 Settings for simulation of the mixer. 
 
Fig. 4.12 Simulated output spectrum of 
the redesigned mixer at 2 GHz. 
 
Fig. 4.13 Simulated output spectrum of 
the redesigned mixer at 20 GHz. 
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cease to operate above that frequency. 
 Integrated Design and Layout 
The redesigned IQ modulator was designed and laid out in Agilent ADS. The 
schematic is as shown in Fig. 4.14, the layout is shown in Fig. 4.15, and the chip 
photograph is shown in Fig. 4.16. 
 Measurements Summary 
Single-tone and two-tone measurements were performed as before on the IQ 
modulator to determine the relevant modulator metrics. Fig. 4.17 shows the output 
spectrum of the IQ modulator operating at 2.14 GHz with output power of -16 dBm. The 
modulator showed a high sideband suppression much like the previous iteration, with a 
much improved linearity (single-ended OIP3 = +25 dBm, expected differential OIP3 = 
+31 dBm). The modulator operating characteristics are shown in Table 4.2, frequency-
dependent performance benchmarks in Table 4.3, and the comparison to published works 
is shown in Table 4.4. Due to measurement equipment constraints, the W-CDMA ACPR 
could not be measured on this chip, but an estimation method has been previously 
derived to approximate ACPR based on IP3, and the estimated single-carrier ACPR for     
-16 dBm output power and +25 dBm OIP3 is -80 dBc [24]. 
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Table 4.2 Summary of operating characteristics of the IQ modulator 
Parameter Name Value 
VEE Supply Voltage -4.6 
VCCM Mixer VCC 2.0 
IEE Supply Current 280 mA 
ICCM Mixer ICC 100 mA 
PLO Input LO Power -10 dBm 
FLO Output Carrier Frequency 50 MHz – 23 GHz 
FIF IF Bandwidth >240 MHz 
VPPI/Q IF Peak-to-Peak Voltage 450 mVPP 
I/Qoffs IF DC Offset Voltage +/- 45 mV 
 
Table 4.3 Performance metrics of the single-ended IQ modulator 
F0  
(GHz) 
Conversion Gain  
(dB) 
Sideband Suppression 
(dBc) 
OIP3 
(dBm) 
0.1 -20.6 >70 22.5 
2.14 -15.6 >70 25 
10 -17.8 >70 20.5 
23 -24.3 >70 14.3 
 
 
 
Fig. 4.17 Measured output spectrum of the redesigned IQ modulator at 2.14 GHz.  
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Table 4.4 Comparison to other relevant works 
Technology Frequency DC Power 
Sideband 
Suppression 
OIP3  
[17] SiGe 0.05 – 6 GHz 0.35 W <-50 dBc 26.5 dBm 
[18] SiGe 0.4 – 6 GHz 0.97 W <-50 dBc 24.2 dBm 
[19] GaAs PH 0.25 – 4 GHz 1.5 W <-70 dBc 19 dBm 
[20] GaAs HBT 20 – 40 GHz 0.98 W <-28 dBc -- 
[21] Si BJT DMod 0.1 – 1.5 GHz 0.4 W <-25 dBc -- 
InP HBT (This Work) 0.05 – 26 GHz 0.46 W <-60 dBc 13.3 dBm 
InP HBT (This Work) 0.05 – 23 GHz 1.49 W <-70 dBc 25 dBm 
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5 CONCLUSIONS 
In this work, the design of two broadband IQ modulators is presented. The design was 
focused around using the exceptional cutoff frequency of high-speed indium-phosphide 
DHBTs in a way that allows for very broadband modulator operation. The first design 
focused on minimizing the on-chip quadrature phase error by using a control voltage to 
optimize sideband suppression. The measured results for this circuit indicate a broader 
bandwidth than other currently published results. The redesign effort focused on 
improving mixer linearity to be competitive with current commercial offerings while 
maintaining the very broad bandwidth and tunable on-chip phase delay of the original 
design. These goals were accomplished, and the resulting circuit shows very high 
linearity (+25 dBm OIP3), which is comparable to commercial IQ modulators while 
providing more than 3x the bandwidth of currently published cellular band tunable IQ 
modulators.  This wide bandwidth is enabled because the static-frequency-divider method 
of quadrature phase splitting is bandwidth dependent on the device process, rather than 
on the tunability of on-chip passives. Combined with the high-speed InP DHBTs having 
very high cutoff frequency, this corresponded to record bandwidth (9 octaves for the first 
design, 7.8 octaves for the second design). 
 Future Work 
InP DHBTs offer high breakdown voltage and high cutoff frequency, making them a 
robust solution for high frequency technology in general. As integration density and 
process uniformity improve in InP processes, more complex circuits like the IQ 
modulator present herein (112 integrated transistors) become more commercially viable. 
The work presented herein demonstrates how InP DHBTs can extend the capabilities of 
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current cellular and wifi band IQ modulators, and as of October 2014 other work has also 
reported InP DHBT IQ modulation at 140 GHz carrier frequency, demonstrating a world 
record 40 Gb/s wireless transmission [25]. There is a bright future for IQ modulation in 
high-speed InP DHBT processes. The InP DHBTs can provide the high linearity and high 
frequency required for the future high-frequency wireless applications. 
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APPENDIX A: BASE TRANSIT TIME IN HIGH-SPEED INP DHBTS 
GaAsSb/InP Type-II DHBTs are used extensively in a variety of instrumentation 
products from mm-wave network analyzers to high performance oscilloscopes. The 
underlying DHBT IC technology requires a favorable combination of high current gain 
and bandwidth, low turn-on voltage, and high breakdown voltage [4] which are 
controlled to a large degree by epitaxial design. To achieve even higher performance 
DHBT ICs, the epi design must be further optimized. In this section, optimization of 
lattice matched GaAsSb bases is discussed. RF data on discrete DHBT devices and a 
methodology for extracting base transit time and electron mobility in the p+GaAsSb base 
are presented. The results of this work advance the design of the base region in 
p+GaAsSb base InP DHBTs, and the experimental method presented here can also be 
used to characterize the base transit time and electron mobility of any bipolar transistor. 
A lot of seven wafers (“Lot A”) was grown and processed identically. The epi 
structures used in “Lot A” all had lattice matched, p-doped, GaAsSb bases, but the base 
thickness was varied from WB = 250-750 Å. Small-signal microwave measurements were 
performed on each wafer, and the emitter-collector delay time EC = 1/2fT was extracted 
 
Fig. A.1 Small-signal model for InP DHBT.  
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from a single-pole approximation of h21(f) for each device operating at constant VCB and 
multiple collector currents. Using a single-pole approximation of h21(f) of the small-
signal T-model shown in Fig. A.1, the total delay time EC is estimated as a sum of 
internal delay times [26]: 
 𝜏𝐸𝐶 = 𝜏𝑇 + (𝐶𝐽𝐸 + 𝐶𝐽𝐶)
𝜂𝑘𝑇
𝑞𝐼𝐶
 (A.1) 
 𝜏𝑇 = 𝜏𝐵𝐹 + 𝜏𝐶 + (𝑅𝐶 + 𝑅𝐸)𝐶𝐽𝐶 (A.2) 
 The delay time T was extracted for each epi design by extrapolating EC vs. 1/IC to 
1/IC = 0, as shown in Fig. A.2 [27]. These delay times T followed a quadratic 
relationship versus base thickness WB, as shown in Fig. A.3. This quadratic dependence 
can be understood because the delays C and (RC+RE)CJC remain the same for all the 
wafers, but the base delay varies with base thickness as [28]: 
 𝜏𝐵𝐹 =
𝑊𝐵
2
2𝐷𝑛𝐵
+
𝑊𝐵
𝑣𝑒𝑥𝑖𝑡
 (A.3) 
 
Fig. A.2 Extrapolation of EC = 1/2fT to determine the delay time T according to the 
method in ref [27]. 
 62  
The electron diffusion coefficient in the base Dn was then extracted from the RF data 
(see Fig. A.3), producing a value for Dn of 61 cm2/s. This electron diffusion coefficient 
together with the Einstein relation and our estimated junction temperature Tj were then 
used to calculate the minority electron mobility in the base, which gave a mobility value 
of n =1970 cm2/(V-s). For comparison, the value quoted for p-InGaAs at the same 
doping value was about 1500 cm2/(V-s) [29]. 
A second lot (“Lot B”) was grown and processed in the same way with a variety of 
base doping levels. All “Lot B” wafers were lattice matched GaAsSb with the same base 
thickness of 336 Å and with base doping values of 1.04, 1.30, and 1.60E20 cm-3. The 
base transit times were extracted for each wafer (by finding T as before, and estimating 
the values of CJC, RC, RE, and C from microwave measurements), and the electron 
diffusion coefficients Dn were calculated. The plot in Fig. A.4 of Dn versus base doping 
for these bases shows a significant decrease in Dn for doping levels Na above 0.6e20 cm-
3 and approximately constant Dn value for higher values of Na. This may be due to a 
 
Fig. A.3 Extrapolated delay time T versus base thickness WB, fitted to the quadratic 
function that is expected from refs [27] and [28]. 
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strong dependence on doping concentration above 6E19 cm-3, but growth reproducibility 
is being investigated by Agilent Technologies as a potential cause of this significant 
decrease in mobility. 
  
 
Fig. A.4 Electron diffusion coefficient Dn versus base doping concentration for wafers 
in Lot A and Lot B. 
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